ABSTRACT OF THE DISCLOSURE

call/return stack (CRS) An internal correction apparatus in a pipelined microprocessor is disclosed. time the microprocessor updates the CRS in response to a call or return instruction (call/ret), the microprocessor also stores correction information into a first correction The microprocessor includes two distinct stages stack. invalidating events, such as that detect misprediction or exception. Once a call/ret passes the stage, detecting the correction information associated with that call/ret is moved from the first correction stack to a second correction stack. invalidating event is detected at the upper detecting stage, then only the correction information in the first stack is used to correct the CRS. However, invalidating event is detected at the lower detecting stage, then the correction information in both the first and second stack is used to correct the CRS.